FEATURES

- Clock frequency: 166, 143 MHz
- Fully synchronous; all signals referenced to a positive clock edge
- Internal bank for hiding row access/precharge
- Single 3.3V power supply
- LV TTL interface
- Programmable burst length – (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Self refresh modes
- 4096 refresh cycles every 64 ms
- Random column address every clock cycle
- Programmable CAS latency (2, 3 clocks)
- Burst read/write operations capability
- Burst termination by burst stop and precharge command
- Byte controlled by LDQM and UDQM
- Industrial temperature availability
- Package: 400-mil 54-pin TSOP II
- Lead-free package is available

OVERVIEW

ISSI’s 64Mb Synchronous DRAM IS42S16400B is organized as 1,048,576 bits x 16-bit x 4-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input.

PIN CONFIGURATIONS

54-Pin TSOP (Type II)

PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A11</td>
<td>Address Input</td>
</tr>
<tr>
<td>BA0, BA1</td>
<td>Bank Select Address</td>
</tr>
<tr>
<td>DQ0 to DQ15</td>
<td>Data I/O</td>
</tr>
<tr>
<td>CLK</td>
<td>System Clock Input</td>
</tr>
<tr>
<td>CKE</td>
<td>Clock Enable</td>
</tr>
<tr>
<td>CS</td>
<td>Chip Select</td>
</tr>
<tr>
<td>RAS</td>
<td>Row Address Strobe Command</td>
</tr>
<tr>
<td>CAS</td>
<td>Column Address Strobe Command</td>
</tr>
<tr>
<td>WE</td>
<td>Write Enable</td>
</tr>
<tr>
<td>LDQM</td>
<td>Lower Bye, Input/Output Mask</td>
</tr>
<tr>
<td>UDQM</td>
<td>Upper Bye, Input/Output Mask</td>
</tr>
<tr>
<td>VDD</td>
<td>Power</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>VDDQ</td>
<td>Power Supply for DQ Pin</td>
</tr>
<tr>
<td>GNDQ</td>
<td>Ground for DQ Pin</td>
</tr>
<tr>
<td>NC</td>
<td>No Connection</td>
</tr>
</tbody>
</table>

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
GENERAL DESCRIPTION

The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 16,777,216-bit bank is organized as 4,096 rows by 256 columns by 16 bits.

The 64Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible.

The 64Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.

A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access.

Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations, or full page, with a burst terminate option.

FUNCTIONAL BLOCK DIAGRAM
### PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Function (In Detail)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A11</td>
<td>23 to 26</td>
<td>Input Pin</td>
<td>Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (A0-A7 with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.</td>
</tr>
<tr>
<td>BA0, BA1</td>
<td>20, 21</td>
<td>Input Pin</td>
<td>Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.</td>
</tr>
<tr>
<td>CAS</td>
<td>17</td>
<td>Input Pin</td>
<td>CAS, in conjunction with the RAS and WE, forms the device command. See the &quot;Command Truth Table&quot; for details on device commands.</td>
</tr>
<tr>
<td>CKE</td>
<td>37</td>
<td>Input Pin</td>
<td>The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input.</td>
</tr>
<tr>
<td>CLK</td>
<td>38</td>
<td>Input Pin</td>
<td>CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.</td>
</tr>
<tr>
<td>CS</td>
<td>19</td>
<td>Input Pin</td>
<td>The CS input determines whether command input is enabled within the device. Command input is enabled when CS is LOW, and disabled with CS is HIGH. The device remains in the previous state when CS is HIGH.</td>
</tr>
<tr>
<td>DQ0 to DQ15</td>
<td>2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53</td>
<td>DQ Pin</td>
<td>DQ0 to DQ15 are I/O pins. I/O through these pins can be controlled in byte units using the LDQM and UDQM pins.</td>
</tr>
<tr>
<td>LDQM, UDQM</td>
<td>15, 39</td>
<td>Input Pin</td>
<td>LDQM and UDQM control the lower and upper bytes of the I/O buffers. In read mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state when LDQM/UDQM is HIGH. This function corresponds to OE in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot be written to the device.</td>
</tr>
<tr>
<td>RAS</td>
<td>18</td>
<td>Input Pin</td>
<td>RAS, in conjunction with CAS and WE, forms the device command. See the &quot;Command Truth Table&quot; item for details on device commands.</td>
</tr>
<tr>
<td>WE</td>
<td>16</td>
<td>Input Pin</td>
<td>WE, in conjunction with RAS and CAS, forms the device command. See the &quot;Command Truth Table&quot; item for details on device commands.</td>
</tr>
<tr>
<td>VDDQ</td>
<td>3, 9, 43, 49</td>
<td>Power Supply Pin</td>
<td>VDDQ is the output buffer power supply.</td>
</tr>
<tr>
<td>VDD</td>
<td>1, 14, 27</td>
<td>Power Supply Pin</td>
<td>VDD is the device internal power supply.</td>
</tr>
<tr>
<td>GNDQ</td>
<td>6, 12, 46, 52</td>
<td>Power Supply Pin</td>
<td>GNDQ is the output buffer ground.</td>
</tr>
<tr>
<td>GND</td>
<td>28, 41, 54</td>
<td>Power Supply Pin</td>
<td>GND is the device internal ground.</td>
</tr>
</tbody>
</table>
FUNCTION (In Detail)

A0-A11 are address inputs sampled during the ACTIVE (row-address A0-A11) and READ/WRITE command (A0-A7 with A10 defining auto PRECHARGE). A10 is sampled during a PRECHARGE command to determine if all banks are to be PRECHARGED (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.

Bank Select Address (BA0 and BA1) defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.

CAS, in conjunction with the RAS and WE, forms the device command. See the “Command Truth Table” for details on device commands.

The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, CLOCK SUSPEND mode, or SELF-REFRESH mode. CKE is an asynchronous input.

CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.

The CS input determines whether command input is enabled within the device. Command input is enabled when CS is LOW, and disabled with CS is HIGH. The device remains in the previous state when CS is HIGH. DQ0 to DQ15 are DQ pins. DQ through these pins can be controlled in byte units using the LDQM and UDQM pins.

LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH Impedance State when LDQM/UDQM is HIGH. This function corresponds to OE in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot be written to the device.

RAS, in conjunction with CAS and WE, forms the device command. See the “Command Truth Table” item for details on device commands.

WE, in conjunction with RAS and CAS, forms the device command. See the “Command Truth Table” item for details on device commands.

VDDQ is the output buffer power supply.

VDD is the device internal power supply.

GNDQ is the output buffer ground.

GND is the device internal ground.

READ

The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0-A7 provides the starting column location. When A10 is HIGH, this command functions as an AUTO PRECHARGE command. When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. The row will remain open for subsequent accesses when AUTO PRECHARGE is not selected. DQ's read data is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH, the corresponding DQ's will be High-Z two clocks later. DQ's will provide valid data when the DQM signal was registered LOW.

WRITE

A burst write access to an active row is initiated with the WRITE command. BA0, BA1 inputs selects the bank, and the starting column location is provided by inputs A0-A7. Whether or not AUTO-PRECHARGE is used is determined by A10.

The row being accessed will be precharged at the end of the WRITE burst, if AUTO PRECHARGE is selected. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

A memory array is written with corresponding input data on DQ's and DQ input logic level appearing at the same time. Data will be written to memory when DQM signal is LOW. When DQM is HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. BA0, BA1 can be used to select which bank is precharged or they are treated as “Don’t Care”. A10 determined whether one or all banks are precharged. After executing this command, the next command for the selected banks(s) is executed after passage of the period tRP, which is the period required for bank precharging. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

AUTO PRECHARGE

The AUTO PRECHARGE function ensures that the precharge is initiated at the earliest valid stage within a burst. This function allows for individual-bank precharge without requiring an explicit command. A10 to enables the AUTO PRECHARGE function in conjunction with a specific READ or WRITE command. For each individual READ or WRITE command, auto precharge is either
enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed.

**AUTO REFRESH COMMAND**

This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation. The stipulated period (tRFC) is required for a single refresh operation, and no other commands can be executed during this period. This command is executed at least 4096 times every 64ms. During an AUTO REFRESH command, address bits are “Don’t Care”. This command corresponds to CBR Auto-refresh.

**SELF REFRESH**

During the SELF REFRESH operation, the row address to be refreshed, the bank, and the refresh interval are generated automatically internally. SELF REFRESH can be used to retain data in the SDRAM without external clocking, even if the rest of the system is powered down. The SELF REFRESH operation is started by dropping the CKE pin from HIGH to LOW. During the SELF REFRESH operation all other inputs to the SDRAM become “Don’t Care”. The device must remain in self refresh mode for a minimum period equal to tRAS or may remain in self refresh mode for an indefinite period beyond that. The SELF-REFRESH operation continues as long as the CKE pin remains LOW and there is no need for external control of any other pins. The next command cannot be executed until the device internal recovery period (tRFC) has elapsed. Once CKE goes HIGH, the NOP command must be issued (minimum of two clocks) to provide time for the completion of any internal refresh in progress. After the self-refresh, since it is impossible to determine the address of the last row to be refreshed, an AUTO-REFRESH should immediately be performed for all addresses.

**BURST TERMINATE**

The BURST TERMINATE command forcibly terminates the burst read and write operations by truncating either fixed-length or full-page bursts and the most recently registered READ or WRITE command prior to the BURST TERMINATE.

**COMMAND INHIBIT**

COMMAND INHIBIT prevents new commands from being executed. Operations in progress are not affected, apart from whether the CLK signal is enabled.

**NO OPERATION**

When CS is low, the NOP command prevents unwanted commands from being registered during idle or wait states.

**LOAD MODE REGISTER**

During the LOAD MODE REGISTER command the mode register is loaded from A0-A11. This command can only be issued when all banks are idle.

**ACTIVE COMMAND**

When the ACTIVE COMMAND is activated, BA0, BA1 inputs selects a bank to be accessed, and the address inputs on A0-A11 selects the row. Until a PRECHARGE command is issued to the bank, the row remains open for accesses.
## TRUTH TABLE – COMMANDS AND DQM OPERATION

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>CS</th>
<th>RAS</th>
<th>CAS</th>
<th>WE</th>
<th>DQM</th>
<th>ADDR</th>
<th>DQs</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMMAND INHIBIT (NOP)</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>NO OPERATION (NOP)</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>ACTIVE (Select bank and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>Bank/Row</td>
<td>X</td>
</tr>
<tr>
<td>READ (Select bank/column, start READ burst)</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L/H</td>
<td>Bank/Col</td>
<td>X</td>
</tr>
<tr>
<td>WRITE (Select bank/column, start WRITE burst)</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L/H</td>
<td>Bank/Col</td>
<td>Valid</td>
</tr>
<tr>
<td>BURST TERMINATE</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>Active</td>
</tr>
<tr>
<td>PRECHARGE (Deactivate row in bank or banks)</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>Code</td>
<td>X</td>
</tr>
<tr>
<td>AUTO REFRESH or SELF REFRESH</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>LOAD MODE REGISTER</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>Op-Code</td>
<td>X</td>
</tr>
<tr>
<td>Write Enable/Output Enable</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>L</td>
<td>—</td>
<td>Active</td>
</tr>
<tr>
<td>Write Inhibit/Output High-Z</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>H</td>
<td>—</td>
<td>High-Z</td>
</tr>
</tbody>
</table>

### NOTES:
1. CKE is HIGH for all commands except SELF REFRESH.
2. A0-A11 define the op-code written to the mode register.
3. A0-A11 provide row address, and BA0, BA1 determine which bank is made active.
4. A0-A7 (x16) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables auto precharge; BA0, BA1 determine which bank is being read from or written to.
5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are “Don’t Care.”
6. AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are “Don’t Care” except for CKE.
8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).
### TRUTH TABLE – CKE (1-4)

<table>
<thead>
<tr>
<th>CURRENT STATE</th>
<th>COMMANDn</th>
<th>ACTIONn</th>
<th>CKEn-1</th>
<th>CKEn</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-Down</td>
<td>X</td>
<td>Maintain Power-Down</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Self Refresh</td>
<td>X</td>
<td>Maintain Self Refresh</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Clock Suspend</td>
<td>X</td>
<td>Maintain Clock Suspend</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Power-Down &lt;sup&gt;(3)&lt;/sup&gt;</td>
<td>COMMAND INHIBIT or NOP</td>
<td>Exit Power-Down</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Self Refresh &lt;sup&gt;(6)&lt;/sup&gt;</td>
<td>COMMAND INHIBIT or NOP</td>
<td>Exit Self Refresh</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Clock Suspend &lt;sup&gt;(7)&lt;/sup&gt;</td>
<td>X</td>
<td>Exit Clock Suspend</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>All Banks Idle</td>
<td>COMMAND INHIBIT or NOP</td>
<td>Power-Down Entry</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>All Banks Idle</td>
<td>AUTO REFRESH</td>
<td>Self Refresh Entry</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Reading or Writing</td>
<td>VALID</td>
<td>Clock Suspend Entry</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

### TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK n (1-6)

<table>
<thead>
<tr>
<th>CURRENT STATE</th>
<th>COMMAND (ACTION)</th>
<th>CS</th>
<th>RAS</th>
<th>CAS</th>
<th>WE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any</td>
<td>COMMAND INHIBIT (NOP/Continue previous operation)</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Idle</td>
<td>NO OPERATION (NOP/Continue previous operation)</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Idle</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Idle</td>
<td>AUTO REFRESH&lt;sup&gt;(7)&lt;/sup&gt;</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Idle</td>
<td>LOAD MODE REGISTER&lt;sup&gt;(7)&lt;/sup&gt;</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Row Active</td>
<td>READ (Select column and start READ burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Row Active</td>
<td>WRITE (Select column and start WRITE burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Row Active</td>
<td>PRECHARGE (Deactivate row in bank or banks)&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Read (Auto)</td>
<td>READ (Select column and start new READ burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Read (Precharge)</td>
<td>WRITE (Select column and start WRITE burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Read (Disabled)</td>
<td>PRECHARGE (Truncate READ burst, start PRECHARGE)&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Write (Auto)</td>
<td>READ (Select column and start READ burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Write (Precharge)</td>
<td>WRITE (Select column and start new WRITE burst)&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Write (Disabled)</td>
<td>PRECHARGE (Truncate WRITE burst, start PRECHARGE)&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>Write (Disabled)</td>
<td>BURST TERMINATE&lt;sup&gt;(9)&lt;/sup&gt;</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

### NOTES:
1. CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge n.
3. COMMANDn is the command registered at clock edge n, and ACTONn is a result of COMMANDn.
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n+1 (provided that tCKS is met).
6. Exiting self refresh at clock edge n will put the device in all banks idle state once tXSR is met. COMMAND INHIBIT or NOP commands should be issued on clock edges occurring during the tXSR period. A minimum of two NOP commands must be sent during tXSR period.
7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n+1.
NOTE:
1. This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table - CKE) and after tXSR has been met (if the previous state was SELF REFRESH).
2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
3. Current state definitions:
   - **Idle**: The bank has been precharged, and tRP has been met.
   - **Row Active**: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
   - **Read**: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
   - **Write**: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and CURRENT STATE BANK n truth tables.
   - **Precharging**: Starts with registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
   - **Row Activating**: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the row active state.
   - **Read w/Auto Precharge Enabled**: Starts with registration of a READ command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
   - **Write w/Auto Precharge Enabled**: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.
   - **Refreshing**: Starts with registration of an AUTO REFRESH command and ends when tRC is met. Once tRC is met, the SDRAM will be in the all banks idle state.
   - **Accessing Mode Register**: Starts with registration of a LOAD MODE REGISTER command and ends when tMRD has been met. Once tMRD is met, the SDRAM will be in the all banks idle state.
   - **Precharging All**: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once tRP is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle.
8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
11. Does not affect the state of the bank and acts as a NOP to that bank.
## TRUTH TABLE – CURRENT STATE BANK \( n \), COMMAND TO BANK \( m \) (1-6)

<table>
<thead>
<tr>
<th>CURRENT STATE</th>
<th>COMMAND (ACTION)</th>
<th>CS</th>
<th>RAS</th>
<th>CAS</th>
<th>WE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any</td>
<td>COMMAND INHIBIT (NOP/Continue previous operation)</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>NO OPERATION (NOP/Continue previous operation)</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>X</td>
</tr>
<tr>
<td>Idle</td>
<td>Any Command Otherwise Allowed to Bank ( m )</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Row</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>Activating,</td>
<td>READ (Select column and start READ burst)(^{(7)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Active, or</td>
<td>WRITE (Select column and start WRITE burst)(^{(7)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Precharging</td>
<td>PRECHARGE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>(Auto)</td>
<td>READ (Select column and start new READ burst)(^{(7,10)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Precharge</td>
<td>WRITE (Select column and start WRITE burst)(^{(7,11)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Disabled)</td>
<td>PRECHARGE(^{(9)})</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>(Auto)</td>
<td>READ (Select column and start new READ burst)(^{(7,12)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Precharge</td>
<td>WRITE (Select column and start new WRITE burst)(^{(7,13)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>Disabled)</td>
<td>PRECHARGE(^{(9)})</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>(With Auto)</td>
<td>READ (Select column and start new READ burst)(^{(7,8,14)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Precharge</td>
<td>WRITE (Select column and start WRITE burst)(^{(7,8,15)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>PRECHARGE(^{(9)})</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write</td>
<td>ACTIVE (Select and activate row)</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>(With Auto)</td>
<td>READ (Select column and start new READ burst)(^{(7,8,16)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Precharge</td>
<td>WRITE (Select column and start new WRITE burst)(^{(7,8,17)})</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>PRECHARGE(^{(9)})</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTE:**
1. This table applies when CKE \( n-1 \) was HIGH and CKE \( n \) is HIGH (Truth Table - CKE) and after \( t_{XSR} \) has been met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank \( n \) and the commands shown are those allowed to be issued to bank \( m \) (assuming that bank \( m \) is in such a state that the given command is allowable). Exceptions are covered in the notes below.
3. Current state definitions:
   - Idle: The bank has been precharged, and \( t_{RP} \) has been met.
   - Row Active: A row in the bank has been activated, and \( t_{RCO} \) has been met. No data bursts/accesses and no register accesses are in progress.
   - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
   - Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
   - Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when \( t_{RP} \) has been met. Once \( t_{RP} \) is met, the bank will be in the idle state.
   - Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled, and ends when \( t_{RP} \) has been met. Once \( t_{RP} \) is met, the bank will be in the idle state.
4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs to bank m listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.

8. CONCURRENT AUTO PRECHARGE: Bank n will initiate the AUTO PRECHARGE command when its burst has been interrupted by bank m's burst.

9. Burst in bank n continues as initiated.

10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later (Consecutive READ Bursts).

11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered (READ to WRITE). DQM should be used one clock prior to the WRITE command to prevent bus contention.

12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered (WRITE to READ), with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered (WRITE to WRITE). The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Fig CAP 1).

15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Fig CAP 2).

16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Fig CAP 3).

17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the WRITE to bank m is registered. The last valid WRITE to bank n will be data registered one clock prior to the WRITE to bank m (Fig CAP 4).
### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameters</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD, \text{MAX}}$</td>
<td>Maximum Supply Voltage</td>
<td>$-1.0$ to $+4.6$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{DDQ, \text{MAX}}$</td>
<td>Maximum Supply Voltage for Output Buffer</td>
<td>$-1.0$ to $+4.6$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>Input Voltage</td>
<td>$-1.0$ to $+4.6$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OUT}$</td>
<td>Output Voltage</td>
<td>$-1.0$ to $+4.6$</td>
<td>V</td>
</tr>
<tr>
<td>$P_{D, \text{MAX}}$</td>
<td>Allowable Power Dissipation</td>
<td>1</td>
<td>W</td>
</tr>
<tr>
<td>$I_{CS}$</td>
<td>Output Shorted Current</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>$T_{OPR}$</td>
<td>Operating Temperature</td>
<td>Com.</td>
<td>$0$ to $+70$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ind.</td>
<td>$-40$ to $+85$</td>
</tr>
<tr>
<td>$T_{STG}$</td>
<td>Storage Temperature</td>
<td></td>
<td>$-55$ to $+150$</td>
</tr>
</tbody>
</table>

### DC RECOMMENDED OPERATING CONDITIONS

(At $T_A = 0$ to $+70°C$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD, VDDQ}$</td>
<td>Supply Voltage</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>—</td>
<td>$V_{DD} + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td>-0.3</td>
<td>—</td>
<td>+0.8</td>
<td>V</td>
</tr>
</tbody>
</table>

### CAPACITANCE CHARACTERISTICS

(At $T_A = 0$ to $+25°C$, $V_{DD} = V_{DDQ} = 3.3 \pm 0.3V$, $f = 1 \text{ MHz}$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{IN1}$</td>
<td>Input Capacitance: A0-A11, BA0, BA1</td>
<td>—</td>
<td>4</td>
<td>pF</td>
</tr>
<tr>
<td>$C_{IN2}$</td>
<td>Input Capacitance: (CLK, CKE, CS, RAS, CAS, WE, LDQM, UDQM)</td>
<td>—</td>
<td>4</td>
<td>pF</td>
</tr>
<tr>
<td>$C_{I/O}$</td>
<td>Data Input/Output Capacitance: I/O0-I/O15</td>
<td>—</td>
<td>5</td>
<td>pF</td>
</tr>
</tbody>
</table>

**Notes:**
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are referenced to GND.
## DC ELECTRICAL CHARACTERISTICS

(Recommended Operation Conditions unless otherwise noted.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>Speed</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>IIL</td>
<td>Input Leakage Current</td>
<td>0V ≤ VIN ≤ VDD, with pins other than the tested pin at 0V</td>
<td>–5</td>
<td>5</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>IOL</td>
<td>Output Leakage Current</td>
<td>Output is disabled, 0V ≤ VOUT ≤ VDD</td>
<td>–5</td>
<td>5</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage Level</td>
<td>IOUT = –2 mA</td>
<td>2.4</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage Level</td>
<td>IOUT = +2 mA</td>
<td>—</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>ICC1</td>
<td>Operating Current</td>
<td>One Bank Operation, Burst Length=1, trC ≥ trc (min.)</td>
<td>CAS latency = 3</td>
<td>—</td>
<td>130</td>
<td>mA</td>
</tr>
<tr>
<td>ICC2P</td>
<td>Precharge Standby Current</td>
<td>CKE ≤ VIL (MAX)</td>
<td>tCK = tCK (MIN)</td>
<td>Com.</td>
<td>—</td>
<td>3</td>
</tr>
<tr>
<td>ICC2PS</td>
<td>(In Power-Down Mode)</td>
<td>tCK = ∞</td>
<td>Com.</td>
<td>—</td>
<td>4</td>
<td>mA</td>
</tr>
<tr>
<td>ICC2N</td>
<td>Precharge Standby Current</td>
<td>CKE ≥ VIH (MIN)</td>
<td>tCK = tCK (MIN)</td>
<td>Com.</td>
<td>—</td>
<td>30</td>
</tr>
<tr>
<td>ICC2NS</td>
<td>(In Non Power-Down Mode)</td>
<td>tCK = ∞</td>
<td>Com.</td>
<td>—</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td>ICC3P</td>
<td>Active Standby Current</td>
<td>CKE ≤ VIL (MAX)</td>
<td>tCK = tCK (MIN)</td>
<td>Com.</td>
<td>—</td>
<td>3</td>
</tr>
<tr>
<td>ICC3PS</td>
<td>(In Power-Down Mode)</td>
<td>tCK = ∞</td>
<td>Com.</td>
<td>—</td>
<td>7</td>
<td>mA</td>
</tr>
<tr>
<td>ICC3N</td>
<td>Active Standby Current</td>
<td>CKE ≥ VIH (MIN)</td>
<td>tCK = tCK (MIN)</td>
<td>Com.</td>
<td>—</td>
<td>40</td>
</tr>
<tr>
<td>ICC3NS</td>
<td>(In Non Power-Down Mode)</td>
<td>tCK = ∞</td>
<td>Com.</td>
<td>—</td>
<td>20</td>
<td>mA</td>
</tr>
<tr>
<td>ICC4</td>
<td>Operating Current</td>
<td>(In Burst Mode)</td>
<td>tCK = tCK (MIN)</td>
<td>Com.</td>
<td>—</td>
<td>100</td>
</tr>
<tr>
<td>ICC5</td>
<td>Auto-Refresh Current</td>
<td>trC = trc (MIN)</td>
<td>CAS latency = 3</td>
<td>Com.</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>ICC6</td>
<td>Self-Refresh Current</td>
<td>CKE ≤ 0.2V</td>
<td>—</td>
<td>1.5</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time increases. Also note that a bypass capacitor of at least 0.01 µF should be inserted between VDD and GND for each memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.
2. ICC1 and ICC4 depend on the output load. The maximum values for ICC1 and ICC4 are obtained with the output open state.
## AC ELECTRICAL CHARACTERISTICS (1,2,3)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCK3</td>
<td>Clock Cycle Time</td>
<td>6</td>
<td>7</td>
<td>10</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tCK2</td>
<td>CAS Latency = 2</td>
<td>10</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tAC3</td>
<td>Access Time From CLK(4)</td>
<td>6</td>
<td>6</td>
<td>9</td>
<td>9</td>
<td>ns</td>
</tr>
<tr>
<td>tAC2</td>
<td>CAS Latency = 2</td>
<td>9</td>
<td>9</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCHI</td>
<td>CLK HIGH Level Width</td>
<td>2</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>ns</td>
</tr>
<tr>
<td>tCL</td>
<td>CLK LOW Level Width</td>
<td>2</td>
<td>2.5</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tOH3</td>
<td>Output Data Hold Time</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>ns</td>
</tr>
<tr>
<td>tOH2</td>
<td>CAS Latency = 2</td>
<td>2.5</td>
<td>2.5</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tLZ</td>
<td>Output LOW Impedance Time</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tHZ3</td>
<td>Output HIGH Impedance Time(5)</td>
<td>6</td>
<td>6</td>
<td>9</td>
<td>9</td>
<td>ns</td>
</tr>
<tr>
<td>tHZ2</td>
<td>CAS Latency = 2</td>
<td>9</td>
<td>9</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDS</td>
<td>Input Data Setup Time</td>
<td>1.5</td>
<td>1.5</td>
<td>0.8</td>
<td>0.8</td>
<td>ns</td>
</tr>
<tr>
<td>tDH</td>
<td>Input Data Hold Time</td>
<td>0.8</td>
<td>0.8</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tAS</td>
<td>Address Setup Time</td>
<td>1.5</td>
<td>1.5</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tAH</td>
<td>Address Hold Time</td>
<td>0.8</td>
<td>0.8</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCKS</td>
<td>CKE Setup Time</td>
<td>1.5</td>
<td>1.5</td>
<td>0.8</td>
<td>0.8</td>
<td>ns</td>
</tr>
<tr>
<td>tCKH</td>
<td>CKE Hold Time</td>
<td>0.8</td>
<td>0.8</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCKA</td>
<td>CKE to CLK Recovery Delay Time</td>
<td>1CLK+3</td>
<td>1CLK+3</td>
<td>1CLK+3</td>
<td>1CLK+3</td>
<td>ns</td>
</tr>
<tr>
<td>tCS</td>
<td>Command Setup Time (CS, RAS, CAS, WE, DQM)</td>
<td>1.5</td>
<td>2.0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCH</td>
<td>Command Hold Time (CS, RAS, CAS, WE, DQM)</td>
<td>0.8</td>
<td>1.0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRC</td>
<td>Command Period (REF to REF / ACT to ACT)</td>
<td>60</td>
<td>63</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tNAS</td>
<td>Command Period (ACT to PRE)</td>
<td>35</td>
<td>50,000</td>
<td>37</td>
<td>50,000</td>
<td>ns</td>
</tr>
<tr>
<td>tRP</td>
<td>Command Period (PRE to ACT)</td>
<td>16</td>
<td>16</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRCD</td>
<td>Active Command To Read / Write Command Delay Time</td>
<td>16</td>
<td>16</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRD</td>
<td>Command Period (ACT [0] to ACT[1])</td>
<td>14</td>
<td>14</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDPL3</td>
<td>Input Data To Precharge Command Delay time</td>
<td>2CLK</td>
<td>2CLK</td>
<td>2CLK</td>
<td>2CLK</td>
<td>ns</td>
</tr>
<tr>
<td>tDPL2</td>
<td>CAS Latency = 2</td>
<td>2CLK</td>
<td>2CLK</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDAL3</td>
<td>Input Data To Active / Refresh Command Delay time</td>
<td>2CLK+1PP</td>
<td>2CLK+1PP</td>
<td>2CLK+1PP</td>
<td>2CLK+1PP</td>
<td>ns</td>
</tr>
<tr>
<td>tDAL2</td>
<td>CAS Latency = 2</td>
<td>2CLK+1PP</td>
<td>2CLK+1PP</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tR</td>
<td>Transition Time</td>
<td>1</td>
<td>10</td>
<td>1</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tREF</td>
<td>Refresh Cycle Time (4096)</td>
<td>64</td>
<td>64</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

### Notes:
1. When power is first applied, memory operation should be started 100 µs after VDD and VDDQ reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.
2. Measured with tR = 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between ViH (min.) and ViL (max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time tHZ (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VOH (min.) or VOL (max.) when the output is in the high impedance state.
**OPERATING FREQUENCY / LATENCY RELATIONSHIPS**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>-6</th>
<th>-7</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>Clock Cycle Time</td>
<td>6</td>
<td>7</td>
<td>ns</td>
</tr>
<tr>
<td>—</td>
<td>Operating Frequency</td>
<td>166</td>
<td>143</td>
<td>MHz</td>
</tr>
<tr>
<td>tccd</td>
<td>READ/WRITE command to READ/WRITE command</td>
<td>1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>tcked</td>
<td>CKE to clock disable or power-down entry mode</td>
<td>1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>tped</td>
<td>CKE to clock enable or power-down exit setup mode</td>
<td>1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>tdq0</td>
<td>DQM to input data delay</td>
<td>0</td>
<td>0</td>
<td>cycle</td>
</tr>
<tr>
<td>tdqm</td>
<td>DQM to data mask during WRITEs</td>
<td>0</td>
<td>0</td>
<td>cycle</td>
</tr>
<tr>
<td>tdqz</td>
<td>DQM to data high-impedance during READs</td>
<td>2</td>
<td>2</td>
<td>cycle</td>
</tr>
<tr>
<td>tdwd</td>
<td>WRITE command to input data delay</td>
<td>0</td>
<td>0</td>
<td>cycle</td>
</tr>
<tr>
<td>tdal</td>
<td>Data-in to ACTIVE command</td>
<td>5</td>
<td>5</td>
<td>cycle</td>
</tr>
<tr>
<td>tdpl</td>
<td>Data-in to PRECHARGE command</td>
<td>2</td>
<td>2</td>
<td>cycle</td>
</tr>
<tr>
<td>tdpl</td>
<td>Last data-in to burst STOP command</td>
<td>1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>tcdl</td>
<td>Last data-in to new READ/WRITE command</td>
<td>1</td>
<td>1</td>
<td>cycle</td>
</tr>
<tr>
<td>trdl</td>
<td>Last data-in to PRECHARGE command</td>
<td>2</td>
<td>2</td>
<td>cycle</td>
</tr>
<tr>
<td>tmrd</td>
<td>LOAD MODE REGISTER command to ACTIVE or REFRESH command</td>
<td>2</td>
<td>2</td>
<td>cycle</td>
</tr>
<tr>
<td>troh</td>
<td>Data-out to high-impedance from PRECHARGE command</td>
<td>CL = 3</td>
<td>3</td>
<td>3</td>
</tr>
</tbody>
</table>

**AC TEST CONDITIONS** (Input/Output Reference Level: 1.5V)

### Input Load

```
+-----------------+-----------------+-----------------+
|                  | tck             | tch             |
|                  |                 | tCL             |
| 2.8V             |                 |                 |
| 1.5V             |                 |                 |
| 0.2V             |                 |                 |
| tcs              |                 |                 |
| 2.8V             |                 |                 |
| 1.5V             |                 |                 |
| 0.2V             |                 |                 |
| INPUT            |                 |                 |
|                  |                 |                 |
| 1.5V             |                 |                 |
| OUTPUT           |                 |                 |
|                  |                 |                 |
| 1.5V             |                 |                 |
```

### Output Load

```
I/O —— 50 Ω —— +1.5V
      +—— 50 pF ————
```
FUNCTIONAL DESCRIPTION

The 64Mb SDRAMs (1 Meg x 16 x 4 banks) are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A11 select the row). The address bits (A0-A7) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner.

The 64M SDRAM is initialized after the power is applied to VDD and VDDQ (simultaneously) and the clock is stable. A 100µs delay is required prior to issuing any command other than a COMMAND INHIBIT or a NOP. The COMMAND INHIBIT or NOP may be applied during the 100us period and continue should at least through the end of the period.

With at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied once the 100µs delay has been satisfied. All banks must be precharged. This will leave all banks in an idle state where two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is then ready for mode register programming. The mode register should be loaded prior to applying any operational command because it will power up in an unknown state.
REGISTER DEFINITION

Mode Register

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power. Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode and M9 to M13 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

1. To ensure compatibility with future devices, should program M9-M13 = 0.
Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A7 (x16) when the burst length is set to two; by A2-A7 (x16) when the burst length is set to four; and by A3-A7 (x16) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

### BURST DEFINITION

<table>
<thead>
<tr>
<th>Burst Length</th>
<th>Starting Column Address</th>
<th>Order of Accesses Within a Burst</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Type = Sequential</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0-1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1-0</td>
</tr>
<tr>
<td>4</td>
<td>0 0</td>
<td>0-1-2-3</td>
</tr>
<tr>
<td></td>
<td>0 1</td>
<td>1-2-3-0</td>
</tr>
<tr>
<td></td>
<td>1 0</td>
<td>2-3-0-1</td>
</tr>
<tr>
<td></td>
<td>1 1</td>
<td>3-0-1-2</td>
</tr>
<tr>
<td>8</td>
<td>0 0 0</td>
<td>0-1-2-3-4-5-6-7</td>
</tr>
<tr>
<td></td>
<td>0 0 1</td>
<td>1-2-3-4-5-6-7-0-1</td>
</tr>
<tr>
<td></td>
<td>0 1 0</td>
<td>2-3-4-5-6-7-0-1-2</td>
</tr>
<tr>
<td></td>
<td>8 0 1 1</td>
<td>3-4-5-6-7-0-1-2</td>
</tr>
<tr>
<td></td>
<td>1 0 0 0</td>
<td>4-5-6-7-0-1-2-3</td>
</tr>
<tr>
<td></td>
<td>1 0 1 1</td>
<td>5-6-7-0-1-2-3-4</td>
</tr>
<tr>
<td></td>
<td>1 1 0 0</td>
<td>6-7-0-1-2-3-4-5</td>
</tr>
<tr>
<td></td>
<td>1 1 1 1</td>
<td>7-0-1-2-3-4-5-6</td>
</tr>
</tbody>
</table>

**Full Page**

<table>
<thead>
<tr>
<th>(y)</th>
<th>Cn, Cn + 1, Cn + 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Cn + 3, Cn + 4...</td>
</tr>
<tr>
<td></td>
<td>… Cn - 1, Cn…</td>
</tr>
</tbody>
</table>

Not Supported
CAS Latency
The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in CAS Latency diagrams. The Allowable Operating Frequency table indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode
The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

CAS Latency

<table>
<thead>
<tr>
<th>Speed</th>
<th>CAS Latency = 2</th>
<th>CAS Latency = 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>100</td>
<td>166</td>
</tr>
<tr>
<td>7</td>
<td>100</td>
<td>143</td>
</tr>
</tbody>
</table>

Reserved states should not be used as unknown operation or incompatibility with future versions may result.
OPERATION

BANK/ROW ACTIVATION

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the \( t_{RC} \) specification. Minimum \( t_{RC} \) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a \( t_{RC} \) specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in the following example, which covers any case where \( 2 < \frac{t_{RC} \text{ (MIN)}}{t_{CK}} \leq 3 \). (The same procedure is used to convert other specification limits from time units to clock cycles).

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by \( t_{RC} \).

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by \( t_{RRD} \).

Example: Meeting \( t_{RC} \text{ (MIN)} \) when \( 2 < \frac{t_{RC} \text{ (min)}}{t_{CK}} \leq 3 \)


READS

READ bursts are initiated with a READ command, as shown in the READ COMMAND diagram.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. The CAS Latency diagram shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated.

The new READ command should be issued \( x \) cycles before the clock edge at which the last desired data element is valid, where \( x \) equals the CAS latency minus one. This is shown in Consecutive READ Bursts for CAS latencies of two and three; data element \( n + 3 \) is either the last of a burst of four or the last desired of a longer burst. The 64Mb SDRAM uses a pipelined architecture and therefore does not require the \( 2n \) rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Random READ Accesses, or each subsequent READ may be performed to a different bank.

Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

The DQM input is used to avoid I/O contention, as shown in Figures RW1 and RW2. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure RW2, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure RW1 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure RW2 shows the case where the additional NOP is needed.

A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the
same bank. The PRECHARGE command should be issued \( x \) cycles before the clock edge at which the last desired data element is valid, where \( x \) equals the CAS latency minus one. This is shown in the READ to PRECHARGE diagram for each possible CAS latency; data element \( n + 3 \) is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until \( \text{TRP} \) is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued \( x \) cycles before the clock edge at which the last desired data element is valid, where \( x \) equals the CAS latency minus one. This is shown in the READ Burst Termination diagram for each possible CAS latency; data element \( n + 3 \) is the last desired data element of a longer burst.

**CAS Latency**

---

---

---
Consecutive READ Bursts

CLK

T0 T1 T2 T3 T4 T5 T6

COMMAND

READ NOP NOP NOP READ NOP NOP

ADDRESS

BANK, COL_n

DQ

Dout n Dout n+1 Dout n+2 Dout n+3 Dout b

CAS Latency - 2

DON'T CARE

CLK

T0 T1 T2 T3 T4 T5 T6 T7

COMMAND

READ NOP NOP NOP READ NOP NOP NOP

ADDRESS

BANK, COL_n

DQ

Dout n Dout n+1 Dout n+2 Dout n+3 Dout b

CAS Latency - 3

DON'T CARE
Random READ Accesses

![Diagram showing two scenarios of random READ access with CAS Latency - 2 and CAS Latency - 3. Each scenario includes timing diagrams for CLK, Command, Address, and Data Output (DQ) with specified read operations and no operations (NOP). The diagrams also indicate which data outputs are considered DON'T CARE.](image)
RW1 - READ to WRITE

RW2 - READ to WRITE With Extra Clock Cycle
READ to PRECHARGE

**CAS Latency - 2**

**CAS Latency - 3**

DON'T CARE
READ Burst Termination

CLK

T0
T1
T2
T3
T4
T5
T6

COMMAND
READ
NOP
NOP
NOP
BURST TERMINATE
NOP
NOP

ADDRESS
BANK n, COL n

DQ
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3

CAS Latency - 2

DON'T CARE

x = 1 cycle

CLK

T0
T1
T2
T3
T4
T5
T6
T7

COMMAND
READ
NOP
NOP
NOP
BURST TERMINATE
NOP
NOP
NOP

ADDRESS
BANK, COL n

DQ
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3

CAS Latency - 3

DON'T CARE

x = 2 cycles
**WRITEs**

WRITE bursts are initiated with a WRITE command, as shown in WRITE Command diagram.

### WRITE Command

<table>
<thead>
<tr>
<th>CLK</th>
<th>CKE HIGH - Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td></td>
</tr>
<tr>
<td>RAS</td>
<td></td>
</tr>
<tr>
<td>CAS</td>
<td></td>
</tr>
<tr>
<td>WE</td>
<td></td>
</tr>
<tr>
<td>A0-A7</td>
<td>COLUMN ADDRESS</td>
</tr>
<tr>
<td>A8,A9,A11</td>
<td>AUTO PRECHARGE</td>
</tr>
<tr>
<td>A10</td>
<td>NO PRECHARGE</td>
</tr>
<tr>
<td>BA0, BA1</td>
<td>BANK ADDRESS</td>
</tr>
</tbody>
</table>

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see WRITE Burst). A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command.

An example is shown in WRITE to WRITE diagram. Data \( n + 1 \) is either the last of a burst of two or the last desired of a longer burst. The 64Mb SDRAM uses a pipelined architecture and therefore does not require the \( 2^n \) rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Random WRITE Cycles, or each subsequent WRITE may be performed to a different bank.

Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a subsequent READ command. Once the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in WRITE to READ. Data \( n + 1 \) is either the last of a burst of two or the last desired of a longer burst.

Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued \( t_{wR} \) after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a \( t_{wR} \) of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in the WRITE to PRECHARGE diagram. Data \( n + 1 \) is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until \( t_{RP} \) is met.

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in WRITE Burst Termination, where data \( n \) is the last desired data element of a longer burst.
WRITE Burst

CLK

T0 T1 T2 T3

COMMAND

WRITE NOP NOP NOP

ADDRESS

BANK, COL n

DQ

DIN n DIN n+1

DON'T CARE

WRITE to WRITE

CLK

T0 T1 T2

COMMAND

WRITE NOP WRITE

ADDRESS

BANK, COL n

BANK, COL b

DQ

DIN n DIN n+1 DIN b

DON'T CARE

Random WRITE Cycles

CLK

T0 T1 T2 T3

COMMAND

WRITE WRITE WRITE WRITE

ADDRESS

BANK, COL n

BANK, COL b

BANK, COL m

BANK, COL x

DQ

DIN n DIN b DIN m DIN x
WRITE to READ

WRITE to PRECHARGE (t_WR @ t_CK ≥ 15ns)
WRITE to PRECHARGE (tWR @ tCK < 15ns)

WRITE Burst Termination
**PRECHARGE**

The PRECHARGE command (see figure) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as “Don’t Care.” Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

### PRECHARGE Command

<table>
<thead>
<tr>
<th>CLK</th>
</tr>
</thead>
</table>
| CKE | HIGH - Z  
| CS |  
| RAS |  
| CAS |  
| WE |  
| A0-A9, A11 | ALL BANKS  
| A10 | BANK SELECT  
| BA0, BA1 | BANK ADDRESS |

**POWER-DOWN**

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in either bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tCKS). See figure below.

### POWER-DOWN

![Power-Down Timing Diagram](image-url)
CLOCK SUSPEND

Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing” the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See following examples.)

Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

Clock Suspend During WRITE Burst

Clock Suspend During READ Burst
BURST READ/SINGLE WRITE

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

CONCURRENT AUTO PRECHARGE

An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. ISSI SDRAMs support CONCURRENT AUTO PRECHARGE.

Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.

READ with Auto Precharge

1. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered.
2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered.

![Fig CAP 1 - READ With Auto Precharge interrupted by a READ](image1)

![Fig CAP 2 - READ With Auto Precharge interrupted by a WRITE](image2)
**WRITE with Auto Precharge**

3. Interrupted by a READ (with or without auto precharge):
   A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

4. Interrupted by a WRITE (with or without auto precharge):
   AWRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after tWR is met, where tWR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m.

---

**Fig CAP 3 - WRITE With Auto Precharge interrupted by a READ**

- **CLK**
- **COMMAND**
- **BANK n**
  - Page Active WRITE with Burst of 4 Interrupt Burst, Write-Back Precharge
- **BANK m**
  - Page Active READ with Burst of 4 Precharge
- **ADDRESS**
- **DQ**
  - CAS Latency - 3 (BANK m)

**Fig CAP 4 - WRITE With Auto Precharge interrupted by a WRITE**

- **CLK**
- **COMMAND**
- **BANK n**
  - Page Active WRITE with Burst of 4 Interrupt Burst, Write-Back Precharge
- **BANK m**
  - Page Active WRITE with Burst of 4 Write-Back
- **ADDRESS**
- **DQ**
INITIALIZE AND LOAD MODE REGISTER

Notes:
1. If CS is High at clock High time, all commands applied are NOP.
2. The Mode register may be loaded prior to the Auto-Refresh cycles if desired.
3. JEDEC and PC100 specify three clocks.
4. Outputs are guaranteed High-Z after the command is issued.
POWER-DOWN MODE CYCLE

CAS latency = 2, 3
CAS latency = 3, burst length = 2
AUTO-REFRESH CYCLE

- **CLK**: Timing signal for the clock.
- **CKE**: Timing signal for the clock enable.
- **COMMAND**: Precharge, NOP, Auto Refresh, NOP, NOP, ACTIVE.
- **DQM, DQML, DQMH**: Data enable signals.
- **A0-A9, A11**: Address lines for all banks.
- **A10**: Address line for single bank.
- **BA0, BA1**: Bank address signals.
- **DQ**: Data output signal in High-Z mode.

**CAS latency = 2, 3**
SELF-REFRESH CYCLE

CAS latency = 2, 3
READ WITHOUT AUTO PRECHARGE

CLK

CKE

COMMAND

DQM/ DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

tCMS t CMH

tCKS tCKH

tRCD

tAC

tRAS

tRC

tRP

tLZ

tHZ

dOUT m+1

dOUT m+2

dOUT m+3

dOUT m

tOH

tOH

tOH

tOH

DON'T CARE

UNDEFINED
READ WITH AUTO PRECHARGE

CLK

CKE

COMMAND

DOM/
DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

<table>
<thead>
<tr>
<th>T0</th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
<th>T4</th>
<th>T5</th>
<th>T6</th>
<th>T7</th>
<th>T8</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICK</td>
<td>ICK</td>
<td>ICH</td>
<td>ICK</td>
<td>ICK</td>
<td>ICK</td>
<td>ICK</td>
<td>ICK</td>
<td>ICK</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IAS</th>
<th>IAH</th>
<th>IAS</th>
<th>IAH</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>IAC</th>
<th>IAC</th>
<th>IAC</th>
<th>IAC</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>DOUT m</th>
<th>DOUT m+1</th>
<th>DOUT m+2</th>
<th>DOUT m+3</th>
</tr>
</thead>
<tbody>
<tr>
<td>tOH</td>
<td>tOH</td>
<td>tOH</td>
<td>tOH</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ENABLE AUTO PRECHARGE</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>ROW</th>
<th>COLUMN m</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>BANK</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>CAS Latency</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>tRP</th>
<th>tLZ</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>DON'T CARE</th>
<th>UNDEFINED</th>
</tr>
</thead>
</table>

Integrated Silicon Solution, Inc. — www.issi.com

Rev. G

10/05/09
SINGLE READ WITHOUT AUTO PRECHARGE

- **CLK**
- **CKE**
- **COMMAND**
  - ACTIVE
  - NOP
  - READ
  - NOP
  - NOP
  - PRECHARGE
  - NOP
  - ACTIVE
  - NOP
- **DQM/DQML, DQMH**
- **A0-A9, A11**
  - ROW
  - COLUMN
  - ALL BANKS
  - SINGLE BANK
- **A10**
  - ROW
  - ALL BANKS
  - SINGLE BANK
- **BA0, BA1**
  - BANK
  - DON'T CARE
  - UNDEFINED

**TIMING PARAMETERS**
- tCMS
- tCMH
- tCK
- tCH
- tCL
- tHZ
- tOH
- tAC
- tRP
- tLZ
- tRAS
- tRC
- tRCD
- tCAS
- tCWL
- tCL
- tRP

- **DISABLE AUTO PRECHARGE**
- **SINGLE BANK**
SINGLE READ WITH AUTO PRECHARGE
ALTERNATING BANK READ ACCESSES
READ - FULL-PAGE BURST

Each row (x4) has 1,024 locations Full page completion
Full-page burst not self-terminating.
Use BURST TERMINATE command.
READ - DQM OPERATION

- **CLK**
- **CKE**
- **COMMAND**
- **DQM/DQML, DQMH**
- **A0-A9, A11**
- **A10**
- **BA0, BA1**
- **DQ**

Key timing parameters:
- **tRCD**: CAS Latency
- **tAC**: tAC
- **tHZ**: tHZ
- **tLZ**: tLZ
- **tOH**: tOH
- **tCKS**: tCKS
- **tCMH**: tCMH
- **tCH**: tCH
- **tCL**: tCL
- **tCM**: tCM

Legend:
- **DON'T CARE**
- **UNDEFINED**
WRITE - WITHOUT AUTO PRECHARGE

CLK

CKE

COMMAND

DQM/DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

DON'T CARE
WRITE - WITH AUTO PRECHARGE

- CLK
- CKE
- COMMAND
- DQM/
- DQML, DQMH
- A0-A9, A11
- A10
- BA0, BA1
- DQ

- Timing parameters:
- tAS, tAH
- tRCD
- tRAS
- tRC
- tCH
- tCL
- tCKS, tCKH
- tWR
- tRP
SINGLE WRITE - WITHOUT AUTO PRECHARGE

CLK

CKE

COMMAND

DOM/DOML, DOMH

A0-A9, A11

A10

BA0, BA1

DQ

tCKS tCKH

tCMS tCMH

tAS tAH

tAS tAH

tAS tAH

tAS tAH

tINC tHC

tIAS

tINC

DON'T CARE

tCMS tCMH

tAS tAH

tAS tAH

tAS tAH

tAS tAH

tINC tHC

tIAS

tINC

DON'T CARE

Integrated Silicon Solution, Inc. — www.issi.com
Rev. G
10/05/09

Integrated Silicon Solution, Inc. — www.issi.com
Rev. G
10/05/09

Integrated Silicon Solution, Inc. — www.issi.com
Rev. G
10/05/09

Integrated Silicon Solution, Inc. — www.issi.com
Rev. G
10/05/09

Integrated Silicon Solution, Inc. — www.issi.com
Rev. G
10/05/09
SINGLE WRITE - WITH AUTO PRECHARGE

CLK

CKE

COMMAND

DQM, DQML, DOMH

A0-A9, A11

A10

BA0, BA1

DQ

<table>
<thead>
<tr>
<th>T0</th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
<th>T4</th>
<th>T5</th>
<th>T6</th>
<th>T7</th>
<th>T8</th>
<th>T9</th>
</tr>
</thead>
<tbody>
<tr>
<td>tcx</td>
<td></td>
<td>tcx</td>
<td>tcx</td>
<td></td>
<td>tcx</td>
<td></td>
<td></td>
<td>tcx</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>ACTIVE</th>
<th>NOP</th>
<th>NOP</th>
<th>NOP</th>
<th>WRITE</th>
<th>NOP</th>
<th>NOP</th>
<th>NOP</th>
<th>ACTIVE</th>
<th>NOP</th>
</tr>
</thead>
</table>

| DQM, DQML, DOMH | | | | | | | | | |
|-----------------|-----------------|
| A0-A9, A11      | ROW             |
| A10             | ROW             |
| BA0, BA1        | BANK            |
| DQ              | Dm, m           |

<table>
<thead>
<tr>
<th>DON'T CARE</th>
<th></th>
</tr>
</thead>
</table>
ALTERNATING BANK WRITE ACCESS

CLK

CKE

COMMAND

DQM/
DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

tCMS tCH
tCMH tCKS tCKH

ACTIVE WRITE

DQM/ DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

tRAS - BANK 0

tRC - BANK 0

tRCD - BANK 0

tRP - BANK 0

tWR - BANK 1

tRAS - BANK 1

tRC - BANK 1

tRCD - BANK 1

tWR - BANK 0

tRAS - BANK 0

tRC - BANK 0

tRCD - BANK 0

tRP - BANK 0

tWR - BANK 1

tRAS - BANK 1

tRC - BANK 1

tRCD - BANK 1

tRP - BANK 1

tWR - BANK 0

tRAS - BANK 0

DIN m DIN m+1 DIN m+2 DIN m+3 DIN b DIN b+1 DIN b+2 DIN b+3

tCH tCL tCK tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH
WRITE - FULL PAGE BURST

- CLK
- CKE
- COMMAND
- DQM, DQML, DQMH
- A0-A9, A11
- A10
- BA0, BA1
- DQ

Full page completed
DON'T CARE
WRITE - DQM OPERATION

CLK

CKE

COMMAND

DQM/ DQML, DQMH

A0-A9, A11

A10

BA0, BA1

DQ

DQ

tCKS

tCKH

tCL

tCH

don't care

tCMS

tCMH

tAS

tAH

ROW

COLUMN m

tRCD

DISABLE AUTO PRECHARGE

ENABLE AUTO PRECHARGE
## ORDERING INFORMATION

### Commercial Range: 0°C to 70°C

<table>
<thead>
<tr>
<th>Frequency</th>
<th>Speed (ns)</th>
<th>Order Part No.</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>166 MHz</td>
<td>6</td>
<td>IS42S16400B-6T</td>
<td>400-mil TSOP II</td>
</tr>
<tr>
<td>166 MHz</td>
<td>6</td>
<td>IS42S16400B-6TL</td>
<td>400-mil TSOP II, Lead-free</td>
</tr>
<tr>
<td>143 MHz</td>
<td>7</td>
<td>IS42S16400B-7T</td>
<td>400-mil TSOP II</td>
</tr>
<tr>
<td>143 MHz</td>
<td>7</td>
<td>IS42S16400B-7TL</td>
<td>400-mil TSOP II, Lead-free</td>
</tr>
</tbody>
</table>

### Industrial Range: -40°C to 85°C

<table>
<thead>
<tr>
<th>Frequency</th>
<th>Speed (ns)</th>
<th>Order Part No.</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>166 MHz</td>
<td>6</td>
<td>IS42S16400B-6TLI</td>
<td>400-mil TSOP II, Lead-free</td>
</tr>
<tr>
<td>143 MHz</td>
<td>7</td>
<td>IS42S16400B-7TI</td>
<td>400-mil TSOP II</td>
</tr>
<tr>
<td>143 MHz</td>
<td>7</td>
<td>IS42S16400B-7TLI</td>
<td>400-mil TSOP II, Lead-free</td>
</tr>
</tbody>
</table>
### NOTE:

1. Controlling dimension: mm
2. Dimension D and E1 do not include mold protrusion.
3. Dimension b does not include chamfer protrusion/intrusion.
4. Formed leads shall be planar with respect to one another within 0.1 mm at the seating plane after final test.