JOB TITLE REFERENCE NUMBER

Sr. Design Engineer
001

DESCRIPTION:

Manage projects including SRAM, DRAM, & Flash memory designs & debugging; perform design & analysis of CMOS analog ICs, data converters, & low drop-out voltage regulators; analyze chip failures & debug chip problems; manage layout planning & drawings including memory & analog circuits. Submit resume to Integrated Silicon Solutions, Inc, San Jose, CA 95112, fax# (408) 969-7800, attn: Job# 001.

Top of Page

JOB TITLE REFERENCE NUMBER

ERP Systems Analyst/Programmer
07-944

DESCRIPTION:

Brief description of key responsibilities (you may attach a job description):

• Provide production support to Microsoft Dynamics AX ERP system relating to Sales/Marketing, MRP, Operations, Inventory, Warehouse, and EDI etc.
• Setup Dynamics AX/EDI and EDI in general to meet business requirements
• New EDI Request setup and integration test for AX-US and AX-Asia
• Data interface between Dynamics AX and TW MRP system
• Develop needed reports from Microsoft Dynamics AX ERP system via Crystal Reports
• Maintain and enhance the customized Dynamics AX and Crystal reports
• Maintain and enhance customized Dynamics AX programs
• Document/update ERP training manuals and conduct end-user training as required.
• Working as a back-up of Finance Analyst.

Special knowledge, skill and ability requirements:
• Must have strong background in using ERP system (Microsoft Dynamics AX a plus).
• ERP Logistics production support experience a must
• Posses strong analytical and report writing skills that can be utilized with our ERP databases to develop comprehensive management reports and tools.
• Proficient in SQL, VB, Crystal Reports and MS SQL server DB design
• ERP Finance knowledge a plus
• Microsoft SQL Server Reporting Services a plus

Education and experience required:
• BS in CS/MIS or equivalent.
• 5+ years Baan ERP application development.
• 5+ years experience in Business applications focus in development and re-engineer/design of business process


Top of Page

JOB TITLE REFERENCE NUMBER

Director of DRAM Marketing – China based
07-874

DESCRIPTION:

The Director of DRAM Marketing will be responsible for DRAM revenue, managing profit/loss and any local inventory, design wins and drive reference designs. The Director of DRAM Marketing will train the sales team (external and internal). Provide tactical marketing to China sales team. This position is based in China

Knowledge/Skills/Abilities:

  • Minimum 5 years experience in the semiconductor industry
  • Bachelor’s degree required, advance degree preferred
  • Knowledge of China market, especially in Telecom industry
  • Must be fluent in English and Mandarin Chinese (written and verbal)
  • Must have excellent working knowledge of Excel and Powerpoint
Top of Page

JOB TITLE REFERENCE NUMBER

Design Engineer:
07-886 to 07-891

DESCRIPTION:

Looking for an exciting opportunity to join a growing company?
Then, read on.
 
We are seeking experienced and non-experienced design engineers for DRAM design and SRAM design.  We have several positions available.
 

Senior-level Positions:

  • Project leader including designing and debugging
  • Chip architecture and logic design
  • Manage layout planning

     
    Junior-level Positions:
  • Perform circuit design, simulation and optimization
  • Analyze chip failures and debug chip problems

     
    DRAM Designer - Knowledge, Skills, and Abilities
  • Principles and techniques of electrical engineering required
  • Knowledge of DRAM architecture and high speed/low power DRAM circuit techniques required
  • DDR/Pseudo SRAM/1-T SRAM experience and high-speed technique design experience preferred
  • Experience with memory simulator such as HSPICE, HSIM, Verilog, and layout tool and verification software required
  • Ability to debug using MOSAID/ADVANTEST tester
     

    SRAM Designer - Knowledge, Skills, and Abilities
  • Principles and techniques of electrical engineering required
  • Knowledge of SRAM architecture and high speed/low power SRAM circuit techniques required
  • Sync/ZBT/DDR/Dual-Port experience and high-speed technique design experience preferred
  • Experienced with memory simulator such as HSPICE, HSIM, Verilof, and layout took and verification software required
     

    Education and Experience:
  • BS EE degree required or equivalent number of years experience
  • MS EE degree preferred for senior-level positions
  • Experience in memory chip design and failure analysis required for senior-level positions.
Top of Page

 

How to apply:
Include with your resume the job reference no. and the job title. Please use only one of the following methods:
  1. Mail to:
    ISSI Employment Department,
    1940 Zanker Road, San Jose, CA 95112-4216


  2. Fax to:
    Human Resources Employment at 408-969-4701

  3. Email to:
    jobs@issi.com
Contact Information
Integrated Silicon Solution, Inc.
1940 Zanker Road, San Jose, CA 95112-4216
Tel: (408) 969-6600 Fax: (408) 969-7800

Webmaster
COPYRIGHT © 2004 ISSI. All Rights Reserved.


Disclosure
Caution Concerning Forward Looking Statements